Verilog with macros

Hello, I just installed the verilog but the macros keyword "define" is not highlighed.. is this a problem in highlighting or the macros are not supported for the verilog or do I have to make any changes to enable macros?